CPE 200: Digital Logic Design II
Section: 1001

Course Section Credits Instructor Dates Status Call Number
CPE 200 1001 3 (3 max credits) Latifi Shahram Jan. 21, 2025 to May. 10, 2025 Open 23890

Description

Sequential circuits, finite state machines (FSMs), and integer arithmetic circuits. Timing analysis. Programmable logic devices (PLDs). Hardware Description Language (HDL). Assembly language.

Prerequisites

CPE 100 with a grade of C or +

Notes

Students who have not submitted immunization records and students who have accepted online-only agreements are not eligible to enroll in classes with any in-person requirements.
This is a hybrid class; class is half face-to-face and half online.

This data is for informational purposes only. Please see http://my.unlv.edu for a full catalog and more information.